74AUP3G34GTX

The 74AUP3G34 is a triple buffer. Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device ensures a very low static and dynamic power consumption across the entire VCC range from 0.8 V to 3.6 V. This device is fully specified for partial Power-down applications using IOFF. The lOFF circuitry disables the output, preventing a damaging backflow current through the device when it is powered down.

Key features

• Wide supply voltage range from 0.8 V to 3.6 V
• High noise immunity
• Low static power consumption; lCC = 0.9 μA (maximum)
• Latch-up performance exceeds 100 mA per JESD 78B Class II
• Inputs accept voltages up to 3.6 V
• Low noise overshoot and undershoot <10 % of VCC
• IOFF circuitry provides partial Power-down mode operation
• Complies with JEDEC standards:
• JESD8-12 (0.8 V to 1.3 V)
• JESD8-11 (0.9 V to 1.65 V)
• JESD8-7 (1.2 V to 1.95 V)
• JESD8-5 (1.8 V to 2.7 V)
• JESD8-B (2.7 V to 3.6 V)
• ESD protection:
• HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V
• CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
• Multiple package options
• Specified from -40 ℃ to +85 ℃ and -40 ℃ to +125 ℃