MICROCHIP

dsPIC33CK256MP505-I/PT

100MHz TQFP-48(7x7) Microcontrollers RoHS

TQFP-48(7x7)ROHS3 CompliantActive

16-Bit Digital Signal Controllers with High-Resolution PWM and CAN Flexible Data

Manufacturer: MICROCHIP
Manufacturer part #: dsPIC33CK256MP505-I/PT
Store part #: C633634
Package / case: TQFP-48(7x7)
Category: Microcontrollers
Packaging: Tray

Datasheet (PDF)

Every Order Guarantee

100% Authentic · 30-Day Return or Replacement · policy

84 in stock

#C633634

Stock & price checked 3 days ago

Quantity	Unit price	Pack price
1+	₹752.42	₹752.42
10+	₹637.36	₹6,373.60
30+	₹569.05	₹17,071.50
250+	₹499.66	₹1,24,915.00
500+	₹467.91	₹2,33,955.00
1,000+	₹453.54	₹4,53,540.00

Quantity (min 1)

1 × ₹752.42

₹752.42

excl. GST

₹887.86 incl. 18% GST

Need volume or a scheduled delivery? Request a quote

Dispatch in 15-18 working days
GST invoice with every order
Standard pack: 250 per tray

dsPIC33CK256MP505-I/PT

₹752.42 for 1 + GST

Need this with the rest of your board? Upload the BOM — we price every line.Upload BOM

Specifications

Operating Temperature: -40℃~+85℃
Clock Rate: 100MHz

Packaging & compliance

RoHS: ROHS3 Compliant
Lifecycle: Active
ECCN: 3A991A2
Packaging: Tray
Standard pack: 250 / Tray
Sold per: Piece
Minimum order: 1
Unit weight: 0.831 g

Overview

Applications

DC/DC, AC/DC, inverters, PFC, lighting
BLDC, PMSM, ACIM, SRM motors

Key features

32 - 256 Kbytes of Program Flash with ECC and 8 - 24K RAM
Fast 6 - Cycle Divide
LiveUpdate
Code Efficient (C and Assembly) Architecture
40 - Bit Wide Accumulators
Single - Cycle (MAC/MPY) with Dual Data Fetch
Single - Cycle, Mixed - Sign MUL Plus Hardware Divide
32 - Bit Multiply Support
Four Sets of Interrupt Context Saving Registers which include Accumulator and STATUS for Fast Interrupt Handling
Zero Overhead Looping
RAM Memory Built - In Self - Test (MBIST)
Internal Oscillator
Programmable PLLs and Oscillator Clock Sources
Reference Clock Output
Fail - Safe Clock Monitor (FSCM)
Fast Wake - up and Start - up
Backup Internal Oscillator
Low - Power Management Modes (Sleep, Idle, Doze)
Integrated Power - on Reset and Brown - out Reset
Eight PWM Pairs
Up to 250 ps PWM Resolution
Dead Time for Rising and Falling Edges
Dead - Time Compensation
Clock Chopping for High - Frequency Operation
Fault and Current Limit Inputs
Flexible Trigger Configuration for ADC Triggering
One General Purpose Timer
Peripheral Trigger Generator (PTG): Up to 15 trigger sources to other peripheral modules
CPU independent state machine - based instruction sequencer
Nine MCCP/SCCP modules which Include Timer, Capture/Compare and PWM:
One MCCP
Eight SCCPs
16 or 32 - bit time base
16 or 32 - bit capture
4 - deep capture buffer
Fully Asynchronous Operation, Available in Sleep Modes
High - Speed ADC module:
12 - bit with two dedicated SAR ADC cores and one shared SAR ADC core
Configurable resolution (up to 12 - bit) for each ADC core
Up to 3.5 Msps conversion rate per channel at 12 - bit resolution
Up to 24 input channels
Dedicated result buffer for each analog channel
Flexible and independent ADC trigger sources
Four digital comparators
Four oversampling filters for increased resolution
Up to Three Analog Comparators: 15 ns analog comparator
Up to Three Op Amps
Three 12 - Bit DACs: Hardware slope compensation
Three Protocol UARTs with Automated Protocol Handling Support for: LIN2.2 DMX IrDA
Four - Wire SPI/I²S modules
CAN Flexible Data (FD) module
Three I²C modules with SMBus Support
PPS to Allow Function Remap
Programmable Cyclic Redundancy Check (CRC)
Two SENT modules
Parallel Master Port (PMP)
Four DMA Channels
In - Circuit and In - Application Programming and Debugging
Three Complex, Five Simple Breakpoints
IEEE 1149.2 Compatible (JTAG) Boundary Scan
Trace Buffer and Run - Time Watch
Clock Monitor System with Backup Oscillator
DMT (Deadman Timer)
ECC (Error Correcting Code)
WDT (Watchdog Timer)
CodeGuard Security
CRC (Cyclic Redundancy Check)
Flash OTP by ICSP Write Inhibit
RAM Memory Built - In Self - Test (MBIST)
Two - Speed Start - up
Fail - Safe Clock Monitoring (FSCM)
Backup FRC (BFRC)
Capless Internal Voltage Regulator
Virtual Pins for Redundancy and Monitoring
Class B Safety Library - IEC 60730
For ASIL B and Beyond Applications - ISO 26262
FMEDA Computation Spreadsheet (Evaluation of Random Hardware Failures Metric)
Functional Safety Manual
Functional Safety Diagnostics Suite
AEC - Q100 REV - H (Grade 1: - 40°C to + 125°C) Compliant
AEC - Q100 REV - H (Grade 0: - 40°C to + 150°C) Compliant