LPC54606J512ET100E

The LPC546xx is a family of ARM Cortex - M4 based microcontrollers for embedded applications featuring a rich peripheral set with very low power consumption and enhanced debug features. The ARM Cortex - M4 is a 32 - bit core that offers system enhancements such as low power consumption, enhanced debug features, and a high level of support block integration. The ARM Cortex - M4 CPU incorporates a 3 - stage pipeline, uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals, and includes an internal prefetch unit that supports speculative branching. The ARM Cortex - M4 supports single - cycle digital signal processing and SIMD instructions. A hardware floating - point processor is integrated into the core. The LPC546xx family includes up to 512 KB of flash, 200 KB of on - chip SRAM, up to 16 kB of EEPROM memory, a quad SPI Flash Interface (SPIFI) for expanding program memory, one high - speed and one full - speed USB host and device controller, Ethernet AVB, LCD controller, Smart Card Interfaces, SD/MMC, CAN FD, an External Memory Controller (EMC), a DMIC subsystem with PDM microphone interface and I2S, five general - purpose timers, SCTimer/PWM, RTC/alarm timer, Multi - Rate Timer (MRT), a Windowed Watchdog Timer (WWDT), ten flexible serial communication peripherals (USART, SPI, I2S, I2C interface), Secure Hash Algorithm (SHA), 12 - bit 5.0 Msamples/sec ADC, and a temperature sensor.

Key features

• ARM Cortex - M4 core (version r0p1):
• ARM Cortex - M4 processor, running at a frequency of up to 220 MHz.
• The LPC5460x/61x devices operate at CPU frequencies of up to 180 MHz. The LPC54628 device operates at CPU frequencies of up to 220 MHz.
• Floating Point Unit (FPU) and Memory Protection Unit (MPU).
• ARM Cortex - M4 built - in Nested Vectored Interrupt Controller (NVIC).
• Non - maskable Interrupt (NMI) input with a selection of sources.
• Serial Wire Debug (SWD) with six instruction breakpoints, two literal comparators, and four watch points. Includes Serial Wire Output and ETM Trace for enhanced debug capabilities, and a debug timestamp counter.
• System tick timer.
• On - chip memory:
• Up to 512 KB on - chip flash program memory with flash accelerator and 256 byte page erase and write.
• Up to 200 KB total SRAM consisting of 160 KB contiguous main SRAM and an additional 32 KB SRAM on the I&D buses. 8 KB of SRAM bank intended for USB traffic.
• 16 KB of EEPROM.
• ROM API support:
• Flash In - Application Programming (IAP) and In - System Programming (ISP).
• ROM - based USB drivers (HID, CDC, MSC, and DFU). Flash updates via USB.
• Booting from valid user code in flash, USART, SPI, and I2C.
• Legacy, Single, and Dual image boot.
• OTP API for programming OTP memory.
• Random Number Generator (RNG) API.
• Serial interfaces:
• Flexcomm Interface contains up to ten serial peripherals. Each Flexcomm Interface can be selected by software to be a USART, SPI, or I2C interface. Two Flexcomm Interfaces also include an I2S interface. Each Flexcomm Interface includes a FIFO that supports USART, SPI, and I2S if supported by that Flexcomm Interface. A variety of clocking options are available to each Flexcomm Interface and include a shared fractional baud - rate generator.
• I2C - bus interfaces support Fast - mode and Fast - mode Plus with data rates of up to 1Mbit/s and with multiple address recognition and monitor mode. Two sets of true I2C pads also support High Speed Mode (3.4 Mbit/s) as a slave.
• Two ISO 7816 Smart Card Interfaces with DMA support.
• USB 2.0 high - speed host/device controller with on - chip high - speed PHY.
• USB 2.0 full - speed host/device controller with on - chip PHY and dedicated DMA controller supporting crystal - less operation in device mode using software library.
• SPIFI with XIP feature uses up to four data lines to access off - chip SPI/DSPI/QSPI flash memory at a much higher rate than standard SPI or SSP interfaces.
• Ethernet MAC with MII/RMII interface with Audio Video Bridging (AVB) support and dedicated DMA controller.
• Two CAN FD modules with dedicated DMA controller.
• Digital peripherals:
• DMA controller with 30 channels and up to 24 programmable triggers, able to access all memories and DMA - capable peripherals.
• LCD Controller supporting both Super - Twisted Nematic (STN) and Thin - Film Transistor (TFT) displays. It has a dedicated DMA controller, selectable display resolution (up to 1024×768 pixels), and supports up to 24 - bit true - color mode.
• External Memory Controller (EMC) provides support for asynchronous static memory devices such as RAM, ROM and flash, in addition to dynamic memories such as single data rate SDRAM with an SDRAM clock of up to 100 MHz. EMC bus width (bit) on TFBGA180, TFBGA100, and LQFP100 and packages supports up to 8/16 data line wide static memory, in addition to dynamic memories, such as, SDRAM (2 banks only) with an SDRAM clock of up to 100 MHz.
• Secured digital input/output (SD/MMC and SDIO) card interface with DMA support.
• CRC engine block can calculate a CRC on supplied data using one of three standard polynomials with DMA support.
• Up to 171 General - Purpose Input/Output (GPIO) pins.
• GPIO registers are located on the AHB for fast access