STM32H523VET6

Key features

• Includes ST state-of-the-art patented technology
• Arm Cortex-M33 CPU with TrustZone, FPU, frequency up to 250 MHz, MPU, 375 DMIPS (Dhrystone 2.1)
• 8-Kbyte instruction cache allowing 0-wait-state execution from flash and external memories
• 4-Kbyte data cache for external memories
• 1.5 DMIPS/MHz (Dyrystone 2.1)
• 1023 CoreMark (4.092 CoreMark/MHz)
• Up to 512 Kbytes of embedded flash memory with ECC, two banks read-while-write
• Up to 48-Kbyte per bank with high-cycling capability (100 K cycles) for data flash
• 2-Kbyte OTP (one-time programmable)
• 272 Kbytes of SRAM (80-Kbyte SRAM2 with ECC)
• 2 Kbytes of backup SRAM available in the lowest power modes
• Flexible external memory controller with up to 16-bit data bus: SRAM, PSRAM, FRAM, NOR/NAND memories
• One Octo-SPI memory interface with support for serial PSRAM/NAND/MOR, hyper RAM/flash frame formats
• One SD/SDIO/MMC interface
• Internal oscillators: 64 MHz HSI, 48 MHz HSI48, 4 MHz CSI, 32 kHz LSI
• External oscillators: 4 - 50 MHz HSE, 32.768 kHz LSE
• Up to 112 fast I/Os with interrupt capability (most 5 V tolerant)
• Up to ten I/Os with independent supply down to 1.08 V
• Sleep, Stop, and Standby modes
• VBAT supply for RTC, 32 backup registers (32-bit)
• Arm TrustZone with Armv8-M mainline security extension
• Up to eight configurable SAU regions
• TrustZone aware and securable peripherals
• Flexible life cycle scheme with secure debug authentication SESIP3 and PSA Level 3 certified assurance target SFI (secure firmware installation)
• Root of trust thanks to unique boot entry and secure hide protection area (HDP)
• Secure firmware upgrade support with TF-M
• Public key accelerator, ECDSA signature verification
• HASH hardware accelerator
• True random number generator, NIST SP800 - 90B compliant
• 96-bit unique ID
• Active tampers
• Two DMA controllers to offload the CPU
• Two dual-port DMAs with FIFO
• 1.71 V to 3.6V application supply and I/O
• POR, PDR, PVD, and BOR
• Embedded regulator with configurable scalable output to supply the digital circuitry
• Up to 16 timers
• 10x 16-bit (including two low-power 16-bit timers available in Stop mode)
• Two 32-bit timers with up to four IC/OC/PWM or pulse counters and quadrature (incremental) encoder input
• Two watchdogs
• Two SysTick timers
• Up to 21 communication interfaces
• Up to three I2Cs Fm+ (SMBus/PMBus)
• Two I3Cs
• Up to six U(S)ARTs (ISO7816 interface, LIN, IrDA, modem control) and one LPUART
• Up to four SPIs including three muxed full-duplex I2S audio class accuracy via internal audio PLL or external clock, and up to four additional SPIs from four USARTs when configured in Synchronous mode (one additional SPI with OctoSPI)
• Two FDCAN controllers
• One 8- to 14-bit camera interface
• One 16-bit parallel slave synchronous-interface
• One HDMI-CEC
• One USB 2.0 full-speed host and device (crystal-less)
• One USB Type-C/ USB Power Delivery r3.1
• Two 12-bit ADCs with up to 5 Msps in 12-bit
• One 12-bit DAC with two channels
• Digital temperature sensor
• Voltage reference buffer
• Authenticated debug and flexible device life cycle
• Serial wire-debug (SwD), JTAG, Embedded Trace Macrocell (ETM)
• ECOPACK2 compliant packages